The $\dfrac{V_{OUT}}{V_{IN}}$ of the circuit shown below is _____________
The $\dfrac{V_{OUT}}{V_{IN}}$ of the circuit shown below is _____________
Show Hint
- $-\dfrac{R_4}{R_3}$
- $\dfrac{R_4}{R_3}$
- $1+\dfrac{R_4}{R_3}$
- $1-\dfrac{R_4}{R_3}$
The Correct Option is A
Solution and Explanation
Step 1: Identify the rightmost stage.
The rightmost op-amp has its non-inverting input at ground, input resistor $R_3$ to the inverting input, and feedback $R_4$ from output to inverting input $\Rightarrow$ inverting amplifier: \[ V_{OUT}=-\frac{R_4}{R_3}\,v_x, \] where $v_x$ is the signal applied through $R_3$.
Step 2: Evaluate $v_x$ from the left block.
Each of the two left op-amps has its inverting input fed back from its own output (via $R_2$) $\Rightarrow$ both act as voltage followers. Top follower outputs $v_a=V_{IN}$; bottom follower (non-inverting at $0$ V) outputs $v_b=0$. The resistor $R_3$ feeding the right stage is connected between these two follower outputs, so the voltage impressed across the input resistor is \[ v_x=v_a-v_b=V_{IN}-0=V_{IN}. \] Step 3: Overall gain.
Substitute $v_x=V_{IN}$ in Step 1: \[ \frac{V_{OUT}}{V_{IN}}=-\frac{R_4}{R_3}. \] \[ \boxed{-\dfrac{R_4}{R_3}} \]
Top Questions on Analog Circuits
In the circuit below, the voltage $V_L$ is ______________ V (rounded off to two decimal places).}
A sample and hold circuit is implemented using a resistive switch and a capacitor with a time constant of 1 $\mu$s. The time for the sampling switch to stay closed to charge a capacitor adequately to a full scale voltage of 1 V with 12-bit accuracy is ____________ $\mu$s (rounded off to two decimal places).
The h-parameters of a two port network are shown below. The condition for the maximum small signal voltage gain $\dfrac{V_{out}}{V_s}$ is _____________
In the circuit shown below, $V_1$ and $V_2$ are bias voltages. Based on input and output impedances, the circuit behaves as a
- A cascade of common-source amplifiers in a unity gain feedback configuration oscillates when
Questions Asked in GATE EC exam
Here are two analogous groups, Group-I and Group-II, that list words in their decreasing order of intensity. Identify the missing word in Group-II.
Abuse \( \rightarrow \) Insult \( \rightarrow \) Ridicule
__________ \( \rightarrow \) Praise \( \rightarrow \) Appreciate
- An electric field of 0.01 V/m is applied along the length of a copper wire of circular cross-section with diameter 1 mm. Copper has a conductivity of \( 5.8 \times 10^7 \, {S/m} \). The current (in Amperes, rounded off to two decimal places) flowing through the wire is _________.
- GATE EC - 2025
- Faraday's Law
Two resistors are connected in a circuit loop of area 5 m\(^2\), as shown in the figure below. The circuit loop is placed on the \( x-y \) plane. When a time-varying magnetic flux, with flux-density \( B(t) = 0.5t \) (in Tesla), is applied along the positive \( z \)-axis, the magnitude of current \( I \) (in Amperes, rounded off to two decimal places) in the loop is (answer in Amperes).
- GATE EC - 2025
- Faraday's Law
A 50 \(\Omega\) lossless transmission line is terminated with a load \( Z_L = (50 - j75) \, \Omega.\) { If the average incident power on the line is 10 mW, then the average power delivered to the load
(in mW, rounded off to one decimal place) is} _________.- GATE EC - 2025
- Flip-Flop
In the circuit shown below, the AND gate has a propagation delay of 1 ns. The edge-triggered flip-flops have a set-up time of 2 ns, a hold-time of 0 ns, and a clock-to-Q delay of 2 ns. The maximum clock frequency (in MHz, rounded off to the nearest integer) such that there are no setup violations is (answer in MHz).
- GATE EC - 2025
- Flip-Flop