In the circuit shown below, $V_1$ and $V_2$ are bias voltages. Based on input and output impedances, the circuit behaves as a 
In the circuit shown below, $V_1$ and $V_2$ are bias voltages. Based on input and output impedances, the circuit behaves as a
Show Hint
- voltage controlled voltage source.
- voltage controlled current source.
- current controlled voltage source.
- current controlled current source.
The Correct Option is D
Solution and Explanation
The figure shows a MOSFET with bias voltages $V_1$ and $V_2$ applied at the gate and source terminals respectively. The input is a current source $I_{IN}$ connected at the source through resistor $R_1$. The output is taken from the drain ($v_{OUT}$). This is essentially a MOSFET current mirror/amplifier configuration.
Step 2: Input characteristics.
Since the input is a current source $I_{IN}$, the controlling signal for the device is a current. Thus, the input is current-driven.
Step 3: Output characteristics.
The MOSFET in saturation behaves like a current source at the output. Therefore, the output is also a current.
Step 4: Behavior.
Thus, the circuit takes a current as input and delivers a current as output. This makes it a current controlled current source (CCCS).
\[ \boxed{\text{Current controlled current source (Option D)}} \]
Top Questions on Analog Circuits
In the circuit below, the voltage $V_L$ is ______________ V (rounded off to two decimal places).}
A sample and hold circuit is implemented using a resistive switch and a capacitor with a time constant of 1 $\mu$s. The time for the sampling switch to stay closed to charge a capacitor adequately to a full scale voltage of 1 V with 12-bit accuracy is ____________ $\mu$s (rounded off to two decimal places).
The h-parameters of a two port network are shown below. The condition for the maximum small signal voltage gain $\dfrac{V_{out}}{V_s}$ is _____________
The $\dfrac{V_{OUT}}{V_{IN}}$ of the circuit shown below is _____________
- A cascade of common-source amplifiers in a unity gain feedback configuration oscillates when
Questions Asked in GATE EC exam
Here are two analogous groups, Group-I and Group-II, that list words in their decreasing order of intensity. Identify the missing word in Group-II.
Abuse \( \rightarrow \) Insult \( \rightarrow \) Ridicule
__________ \( \rightarrow \) Praise \( \rightarrow \) Appreciate
- An electric field of 0.01 V/m is applied along the length of a copper wire of circular cross-section with diameter 1 mm. Copper has a conductivity of \( 5.8 \times 10^7 \, {S/m} \). The current (in Amperes, rounded off to two decimal places) flowing through the wire is _________.
- GATE EC - 2025
- Faraday's Law
Two resistors are connected in a circuit loop of area 5 m\(^2\), as shown in the figure below. The circuit loop is placed on the \( x-y \) plane. When a time-varying magnetic flux, with flux-density \( B(t) = 0.5t \) (in Tesla), is applied along the positive \( z \)-axis, the magnitude of current \( I \) (in Amperes, rounded off to two decimal places) in the loop is (answer in Amperes).
- GATE EC - 2025
- Faraday's Law
A 50 \(\Omega\) lossless transmission line is terminated with a load \( Z_L = (50 - j75) \, \Omega.\) { If the average incident power on the line is 10 mW, then the average power delivered to the load
(in mW, rounded off to one decimal place) is} _________.- GATE EC - 2025
- Flip-Flop
In the circuit shown below, the AND gate has a propagation delay of 1 ns. The edge-triggered flip-flops have a set-up time of 2 ns, a hold-time of 0 ns, and a clock-to-Q delay of 2 ns. The maximum clock frequency (in MHz, rounded off to the nearest integer) such that there are no setup violations is (answer in MHz).
- GATE EC - 2025
- Flip-Flop