In the circuit shown below, $V_1$ and $V_2$ are bias voltages. Based on input and output impedances, the circuit behaves as a 
In the circuit shown below, $V_1$ and $V_2$ are bias voltages. Based on input and output impedances, the circuit behaves as a
Show Hint
- voltage controlled voltage source.
- voltage controlled current source.
- current controlled voltage source.
- current controlled current source.
The Correct Option is D
Solution and Explanation
The figure shows a MOSFET with bias voltages $V_1$ and $V_2$ applied at the gate and source terminals respectively. The input is a current source $I_{IN}$ connected at the source through resistor $R_1$. The output is taken from the drain ($v_{OUT}$). This is essentially a MOSFET current mirror/amplifier configuration.
Step 2: Input characteristics.
Since the input is a current source $I_{IN}$, the controlling signal for the device is a current. Thus, the input is current-driven.
Step 3: Output characteristics.
The MOSFET in saturation behaves like a current source at the output. Therefore, the output is also a current.
Step 4: Behavior.
Thus, the circuit takes a current as input and delivers a current as output. This makes it a current controlled current source (CCCS).
\[ \boxed{\text{Current controlled current source (Option D)}} \]
Top Questions on Analog Circuits
In the circuit below, the voltage $V_L$ is ______________ V (rounded off to two decimal places).}
A sample and hold circuit is implemented using a resistive switch and a capacitor with a time constant of 1 $\mu$s. The time for the sampling switch to stay closed to charge a capacitor adequately to a full scale voltage of 1 V with 12-bit accuracy is ____________ $\mu$s (rounded off to two decimal places).
The h-parameters of a two port network are shown below. The condition for the maximum small signal voltage gain $\dfrac{V_{out}}{V_s}$ is _____________
The $\dfrac{V_{OUT}}{V_{IN}}$ of the circuit shown below is _____________
- A cascade of common-source amplifiers in a unity gain feedback configuration oscillates when
Questions Asked in GATE EC exam
Here are two analogous groups, Group-I and Group-II, that list words in their decreasing order of intensity. Identify the missing word in Group-II.
Abuse \( \rightarrow \) Insult \( \rightarrow \) Ridicule
__________ \( \rightarrow \) Praise \( \rightarrow \) Appreciate
- Consider the discrete-time system below with input \( x[n] \) and output \( y[n] \). In the figure, \( h_1[n] \) and \( h_2[n] \) denote the impulse responses of LTI Subsystems 1 and 2, respectively. Also, \( \delta[n] \) is the unit impulse, and \( b>0 \).
Assuming \( h_2[n] \neq \delta[n] \), the overall system (denoted by the dashed box) is _________.
\includegraphics[width=0.5\linewidth]{17.png}- GATE EC - 2025
- System Properties
A positive-edge-triggered sequential circuit is shown below. There are no timing violations in the circuit. Input \( P_0 \) is set to logic ‘0’ and \( P_1 \) is set to logic ‘1’ at all times. The timing diagram of the inputs \( SEL \) and \( S \) are also shown below. The sequence of output \( Y \) from time \( T_0 \) to \( T_3 \) is _________.
- GATE EC - 2025
- Random Processes
- Consider an additive white Gaussian noise (AWGN) channel with bandwidth \( W \) and noise power spectral density \( \frac{N_0}{2} \). Let \( P_{{av}} \) denote the average transmit power constraint. Which one of the following plots illustrates the dependence of the channel capacity \( C \) on the bandwidth \( W \) (keeping \( P_{{av}} \) and \( N_0 \) fixed)?
- GATE EC - 2025
- Channel Capacity
Consider a part of an electrical network as shown below. Some node voltages, and the current flowing through the \( 3\,\Omega \) resistor are as indicated.
The voltage (in Volts) at node \( X \) is _________.
- GATE EC - 2025
- Laplace, Fourier and z-transforms