What operation is performed by the given circuit?
Show Hint
- B to G Converter
- Subtractor
- Multiplier
- None of the above
The Correct Option is B
Solution and Explanation
The given circuit consists of:
- A Full Adder (FA)
- An XOR gate that inverts \( y \) (i.e., \( y' = y \oplus 1 = \bar{y} \))
- A Carry-in value of 1
Binary Subtraction via Two’s Complement: \[ A - B = A + \bar{B} + 1 \] Here:
- \( x \) is directly passed to the FA.
- \( y \) is complemented via XOR with 1.
- Carry-in = 1.
This is the standard way to perform subtraction using addition, confirming that the circuit acts as a subtractor.
Top Questions on Digital Logic
- Truth table for the given circuit is:
- AP EAMCET - 2024
- Physics
- Digital Logic
- The following configuration of gates is equivalent to:
- AP EAMCET - 2024
- Physics
- Digital Logic
- A pulse is applied to each input of a 2-input NAND gate. One pulse goes high at t=0 and goes back low at t=1ms. The other pulse goes high at t=0 and goes back low at t=3ms. The output pulse can be described as follows:
- Add the following hexadecimal numbers: \(DF_{16} + AC_{16}\)
- The simultaneous equations on the Boolean variables x, y, z, and w are: x + y + z = 1, xy = 0, x + y + w = 1, xy + z = 0. The solution for x, y, z, and w, respectively, is:
Questions Asked in GATE EC exam
Two resistors are connected in a circuit loop of area 5 m\(^2\), as shown in the figure below. The circuit loop is placed on the \( x-y \) plane. When a time-varying magnetic flux, with flux-density \( B(t) = 0.5t \) (in Tesla), is applied along the positive \( z \)-axis, the magnitude of current \( I \) (in Amperes, rounded off to two decimal places) in the loop is (answer in Amperes).
- GATE EC - 2025
- Faraday's Law
A 50 \(\Omega\) lossless transmission line is terminated with a load \( Z_L = (50 - j75) \, \Omega.\) { If the average incident power on the line is 10 mW, then the average power delivered to the load
(in mW, rounded off to one decimal place) is} _________.- GATE EC - 2025
- Flip-Flop
In the circuit shown below, the AND gate has a propagation delay of 1 ns. The edge-triggered flip-flops have a set-up time of 2 ns, a hold-time of 0 ns, and a clock-to-Q delay of 2 ns. The maximum clock frequency (in MHz, rounded off to the nearest integer) such that there are no setup violations is (answer in MHz).
- GATE EC - 2025
- Flip-Flop
The diode in the circuit shown below is ideal. The input voltage (in Volts) is given by \[ V_I = 10 \sin(100\pi t), \quad {where time} \, t \, {is in seconds.} \] The time duration (in ms, rounded off to two decimal places) for which the diode is forward biased during one period of the input is (answer in ms).
- GATE EC - 2025
- Simple diode circuits
- X and Y are Bernoulli random variables taking values in \( \{0,1\} \). The joint probability mass function of the random variables is given by:
P(X = 0, Y = 0) = 0.06, \( \quad P(X = 0, Y = 1) = 0.14 \), \( \quad P(X = 1, Y = 0) = 0.24 \), \( \quad P(X = 1, Y = 1) = 0.56 \).
The mutual information \( I(X; Y) \) is (rounded off to two decimal places).- GATE EC - 2025
- Information Theory