A full adder is a digital circuit that adds two binary digits and a carry-in. However, in this circuit, \( Z \) is connected to the carry-in input and is set to logic ‘1’. This configuration will cause the circuit to subtract \( Y \) from \( X \).
Here's why:
The XOR gate is used to perform a subtraction operation in digital circuits, where the input \( X \) and \( Y \) are processed with the logic ‘1’ carry-in (i.e., the full adder behaves like a subtractor with the carry-in being ‘1’).
In this case, \( X \) and \( Y \) will be subtracted, producing the desired difference.
Thus, the overall circuit functions as a subtractor when \( Z \) is set to ‘1’. Hence, the correct answer is (B).
The truth table corresponding to the circuit given below is
In the digital circuit shown in the figure, for the given inputs the P and Q values are:
The Boolean expression $\mathrm{Y}=\mathrm{A} \overline{\mathrm{B}} \mathrm{C}+\overline{\mathrm{AC}}$ can be realised with which of the following gate configurations.
A. One 3-input AND gate, 3 NOT gates and one 2-input OR gate, One 2-input AND gate
B. One 3-input AND gate, 1 NOT gate, One 2-input NOR gate and one 2-input OR gate
C. 3-input OR gate, 3 NOT gates and one 2-input AND gate
Choose the correct answer from the options given below:
The value of current \( I \) in the electrical circuit as given below, when the potential at \( A \) is equal to the potential at \( B \), will be _____ A.
Consider a part of an electrical network as shown below. Some node voltages, and the current flowing through the \( 3\,\Omega \) resistor are as indicated.
The voltage (in Volts) at node \( X \) is _________.
The 12 musical notes are given as \( C, C^\#, D, D^\#, E, F, F^\#, G, G^\#, A, A^\#, B \). Frequency of each note is \( \sqrt[12]{2} \) times the frequency of the previous note. If the frequency of the note C is 130.8 Hz, then the ratio of frequencies of notes F# and C is:
A 4-bit weighted-resistor DAC with inputs \( b_3, b_2, b_1, \) and \( b_0 \) (MSB to LSB) is designed using an ideal opamp, as shown below. The switches are closed when the corresponding input bits are logic ‘1’ and open otherwise. When the input \( b_3b_2b_1b_0 \) changes from 1110 to 1101, the magnitude of the change in the output voltage \( V_o \) (in mV, rounded off to the nearest integer) is _________.