Consider a computer with a \(4 \, \text{MHz}\) processor. Its DMA controller can transfer \(8 \, \text{bytes}\) in \(1\) cycle from a device to main memory through cycle stealing at regular intervals. Which one of the following is the data transfer rate (in bits per second}) of the DMA controller if \(1\%\) of the processor cycles are used for DMA?