An interrupt can occur at any stage of the instruction cycle, but it typically happens after the instruction execution (i.e., the store result phase). This is when the current instruction has been executed and the CPU can handle the interrupt.
Thus, the correct answer is \( \text{Store result phase} \).