ECL avoids transistor saturation by operating transistors in the active region using differential emitter–coupled pairs, yielding the shortest propagation delays among standard logic families. TTL/RTL are slower; CMOS prioritizes low power over maximum speed (except for specialized high-speed CMOS). Hence \fbox{(B)}.